Analogue to Digital Conversion (ADC) forms an essential part of EEG systems allowing signals to be represented in the digital domain and processed by a computer. For wearable, battery powered applications, such as those envisioned in augmented cognition, power consumption is a key design parameter. This paper investigates the ADC specifications that are used for typical augmented cognition applications and links these to a review of ADC topologies and performance. It is found that the ADC power consumption is an exponential function of the resolution of the ADC, but that the resolution required is often over estimated. Also, care is required when considering oversampling converters to ensure that the power consumption of decimation is accounted for.
INTRODUCTION
The aim of Augmented Cognition (AugCog) is to close the loop on human-computer interactions: the human affects the operation of the computer by giving it instructions and tasks and the computer affects the human, for example by altering the computer environment based upon the current workload. To facilitate this feedback some type of physiological monitoring of the human is required. There are a range of physiological parameters available for use such as the ECG, body temperature and eye blinks, but one of the potentially most useful is the electroencephalogram (EEG). This places electrodes on the scalp and measures the micro-Volt sized signals that result from the neuronal action within the brain. As such, the EEG is ideal for use in AugCog systems as it is non-invasive, provides a direct interface to the brain and central nervous system, and has a high time resolution, within a few milliseconds. Work is progressing on AugCog applications and the signal processing required apace, but significant work is still needed creating ubiquitous, miniaturized, unobtrusive and socially acceptable EEG units in order for these end applications to be a success. A key part of the EEG system is the Analogue to Digital Converter (ADC) responsible for taking the signals recorded from the scalp and putting them into the digital domain, suitable for inputting into a computer. This paper presents an overview of ADC specifications typically used in AugCog applications along with a review of current ADC topologies. The aim is to allow system design considerations to be addressed before detailed ADC implementation work is carried out. To this end we also discuss some illustrative results from signal processing applied to epileptic EEG, which is a more mature field, but one with intrinsically similar requirements to AugCog. Our end findings should be of significant use for other AugCog practitioners who are presented with similar system design problems, whether aiming for off-the-self component systems or fully custom ones. A number of recommendations for algorithm designers, who must consider the end platform on which their algorithm will be implemented, are also made.
MOTIVATION
A standard current AEEG system is illustrated in Fig. 1 . It is clearly seen that this doesn't satisfy the criteria of being discrete and ubiquitous. One of the principle reasons for this is battery size. Typical AEEG systems may be based around AA batteries (approximate volume 8 cm 3 ) or AAA batteries (approximate volume 4 cm 3 ). In contrast the aim of ubiquitous monitoring sensors is often to occupy no more than 1 cm 3 with only around half of this being available for the battery (Gyselinckx et al., 2005) . This reduction in volume severely limits the amount of power that is available for the EEG electronics. Ultra low power electronic design is required, and key to this will be a reduction of the supply voltage from the 2.5 -3.3 V range to the 1 -1.5 V range. Indeed in the authors' opinion it is unlikely that end systems can be made feasible using only improved low power design and the use of online data compression will be essential, see (Yates et al., 2007) . Nevertheless, to minimize the end power consumption the EEG unit must feature a fully integrated, custom designed ADC. Also, to minimize the overall implementation effort it is essential that the most suitable high level topology is investigated before design commences. Assuming the simplified AEEG system topology in Fig. 2 , the power consumption of an N channel system is given approximately by:
( 1) where P amp and P ADC are the power consumptions of the input amplifier and ADC respectively, and Jf s R is the transmitter power consumption with f s being the sampling rate, R the resolution and J the energy per bit required for transmission. Typical figures have P amp +P ADC as 25 µW (Yazicioglu et al., 2008) and Jf s R as 120 µW (using f s =200 Hz, R=12 bits, J=50 nJ/bit) indicating that the transmitter power dominates the system power. It can be seen though that the ADC is still significant in terms of the system power, and moreover the chosen sampling rate, resolution and number of channels directly affect the high power transmitter. We thus aim to assess the values of these parameters that are really needed for AugCog applications. In this paper second order ADC effects, such as non-linearity, sample timing errors (jitter) and cost are not considered.
METHODS
The main investigation carried out here is based around two separate literature reviews: 1) Firstly we investigate the ADC specifications typically used for different AugCog applications. To keep this review tractable in face of the ever growing AugCog literature it was proposed to consider only papers presented as part of the 3 rd international conference on Augmented Cognition, held as part of the Human Computer Interaction (HCI) conference in 2007. This review focuses on identifying the number of channels, the sampling frequencies, and resolutions used on an application by application basis. 2) We go on to summarize current ADC topologies and performance by amalgamating results from well known review articles such as (Le et al., 2005) and (Walden 1999) , of which the 2005 (Le et al., 2005) is the latest comprehensive ADC review available. In the discussion section we link these two literature reviews and draw conclusions for the ADC requirements based upon further factors that can be drawn from the use of EEG for epilepsy diagnosis for which the fundamental recording of the EEG is the same and both current and historical figures are readily available.
FINDINGS EEG for augmented cognition requirements
The ADC specifications from the reviewed papers are summarized in Table 1 . A spread of figures is seen to be present without any particular trends even within the same application. Summary figures are: 3 -256 channels (although not all of these are necessarily analyzed), and 200 -1000 Hz sampling. The ADC resolution used is generally not mentioned in the papers themselves and so Table 2 lists the key specifications from the manufacturers identified in the papers, and two further manufactures targeting more the epilepsy/medical field. From these a 16 bit resolution is typical. It is also noted that none of the applications for which the bandwidth is specified go down to DC (0 Hz). DC offsets can occur at the scalp-electrode interface, and indeed can be up to 1000 times the core EEG amplitude (Cooper et al., 1974) . The offsets, however, are not critical to current AugCog applications and so do not necessarily have to be recorded. Finally, to put the identified figures in context, Table 3 highlights the key EEG specifications from the International Federation of Clinical Neurophysiology (Nuwer et al., 1999) .
ADC topologies and performance
Concisely reviewing the topologies and performance of stateof-the-art ADCs is a non-trivial task. For example, since 2006 there have been over 240 papers on sigma-delta techniques in IEEE publications alone. Good reviews of the methods and trade-offs are presented in (Walden 1999) , (Le et al., 2005) and (Kester, 2005) . As a result we do not present a new, comprehensive review here. Instead it is possible to highlight some general trends that are relevant to AugCog applications. Firstly, (Le et al., 2005) identifies six core ADC topologies: flash, half-flash, folding, successive approximation register (SAR), pipelined, and sigma-delta (also known as deltasigma); and these are explained in detail in (Reed, 2002) . Based upon the figures in Tables 1 and 2 , EEG acquisition is a low frequency application: each channel requires sampling at approximately 256 Hz, and with say 32 channels (more than most applications use) a total sampling rate 7.8 kHz is required while modern ADCs can go well over 1 GHz. (This setup assumes that just one ADC is present with the input channels being time division multiplexed in the analogue domain in contrast to Fig. 2 where they are multiplexed in the digital domain.) For low frequency operation SAR and sigma-delta techniques are generally preferred with (Le et al., 2005) noting that sigma-delta techniques offer the highest resolutions for reasonably low sampling speeds while SAR topologies have a low maximum speed but are cheap and low power. As a brief summary of operation (see (Kester, 2005) for more details), SAR methods operate by estimating a digital output, converting this back to an analogue signal and comparing it to the input analogue signal. This process is iterated until the correct digital output is found. Sigma-delta techniques work by oversampling the input: by taking many more samples than the minimum needed to represent the signal (given by the Nyquist rate, twice the minimum frequency) it is possible to simplify the ADC structure. Explicitly or implicitly a sampleand-hold stage is present with both methods so that the input signal does not vary while the conversion is being carried out. Historically, over all ADC applications, SAR topologies have been the most popular, especially when input multiplexing is used (for example to combine multiple EEG channels so that only one ADC is required) (Kester, 2005) . Sigma-delta techniques have become popular for biomedical applications in recent years, and this is reflected in Table 2 , in part because of the high resolutions that can be achieved. It is also noted here that pipelined structures give the best overall performance in terms of resolution and sampling frequency (Le et al., 2005) , but have a relatively high minimum frequency of operation. When utilizing several hundred channels at 1 kHz sampling rates or more, however, such structures may be suitable. In addition to the above generalized results (Kenington and Astier, 2000) derives the important result of the lower bound for the power consumption of an ADC:
where k is Boltzmann's constant and T is the temperature. This is based upon the two assumptions that: power is consumed only in the sample-and-hold stage and that it is the input signal that supplies the power to charge the sample-and-hold capacitance. Both of these assumptions seem reasonable in the context of AugCog EEG acquisition. Practical ADCs consume a factor of 10 4 -10 6 more power than the lower bound in (2) would suggest. However, the form of (2) is indicative for how ADCs should be utilized to ensure low power operation.
DISCUSSION
In the EEG unit two requirements are needed from the ADC: to accurately represent an analogue signal in the digital domain; and to consume as little power as possible while doing this. How accurately a signal is represented is determined by the sampling frequency f s and the number of bits R. For better represented signals both f s and R should be as high as possible. However, from (2) it is seen that the power required to carry out the conversion is a linear function of the sampling frequency and an exponential function of the number of bits. The minimum value of f s is fixed by the frequencies to be represented and the Nyquist limit. For battery life conservation R must be kept as low as possible and from (1) so must the number of channels recorded.
Number of channels
Given the variability identified in Table 1 it is difficult to draw any conclusions at this point in time as to how many EEG channels will be needed for successful AugCog applications. It is likely that the field must mature significantly further before firm conclusions can be drawn. An important note for future design, however, is that the number of channels may not be a constant. Applications may begin with an initial training period during which say 10 channels are monitored. At the end of this period the best, say, 3 channels in that particular user may be selected for permanent usage. It would thus ideally be possible to turn off the unused channels to save power. Also, as a recommendation to algorithm designers, it is possible to draw comparisons for the number of channels needed with the number of channels used in EEG for epilepsy diagnosis. For epilepsy, the current recommendations (Table  2) call for between 24 and 32 channels. However, analyzing as few as 4 channels has been shown to be clinically useful (Gilliam, al., 1999) . At the same time modern EEG units may record 256 channels and it has been shown that to avoid spatial aliasing (signals appearing in one location when in fact they occur in another, purely due to how the electrodes are setup) towards 600 channels are needed (Holmes, 2008) . (In some ways this variability reflects the variability currently seen in Table 1 .) Whilst further experimentation is clearly needed to select the optimal channels to use, designers should endeavor for the minimum number and analyzing hundreds of channels is unlikely to be essential.
Dynamic range (R)
From Tables 1 and 2 the typical dynamic range, or resolution (R), of the ADCs employed is between 8 and 24 bits. From (2) there is an exponential dependence of the ADC power consumption on R and thus it should clearly be minimized. In the authors' opinion, R values are often higher than they need to be, despite this significant influence on the power consumption. The reasoning behind this is multifold. Firstly, none of the AugCog applications considered in Table 1 require DC signals to be recorded. As noted earlier these DC signals can be up to 1000 times the size of the raw EEG signals. The core EEG thus requires approximately 10 bits of resolution and the DC offset another 6. It is possible to use a 16 bit ADC to digitize all of this range and then remove the DC offset using a digital filter, or a hardware filter can be used before the ADC so the DC is not quantized and only a 10 bit ADC is required. The design of such hardware filters is not trivial, but is feasible (Yazicioglu et al., 2008) . In contrast, as the supply voltage is reduced high resolution ADCs become extremely challenging. 16 bit ADCs operating from 1 V are infeasible at the current time, and so the authors' prefer the hardware filter topology. Further to this, however, is the idea that although the core EEG signal may have a resolution of approximately 10 bits this doesn't necessarily have to be reflected by the signal processing algorithms. For example, the EEG units from Table 2 all have a noise floor around 2 µV pp . In practice, however, there may be little EEG content of interest below around 15 µV pp . It is thus not necessary to accurately digitize these small signals and further reductions in the ADC resolution can be made, allowing, say just a 6 bit ADC. To illustrate this we again consider the AEEG units used for epilepsy diagnosis. Most commercial AEEG units use ADCs with 16 bits of resolution ( Table 2 ). The resolution recommended by the international federation of clinical neurophysiology is for 12 bits or higher (Nuwer et al., 1999) (without the DC offset). In contrast, however, traditional paper based systems only had a dynamic range of 7 bits (Krauss and Fisher, 2006) . Indeed, typical diagnosis from a digital EEG is performed with 16 channels on a screen with 1024 vertical pixels giving just 6 bits of resolution (Krauss and Fisher, 2006) . For epilepsy, where medical data is being stored, there is an argument for using the highest resolution possible for archival storage. This is not intrinsically the case with AugCog applications where the aim is to automatically process the EEG and affect a change to the user's environment. Provided this output can be made there is no need for the use of high resolution EEG. It is thus highly likely that a low resolution recording is sufficient for the signal processing of the EEG and this offers significant power savings. The resolution, or maximum noise floor, that can be tolerated by the algorithms, however, is again an open question and one that can only be answered by algorithm designers. It certainly warrants further investigation.
Converter topology
Finally, some high level notes are made here about the suitable ADC topologies. A key requirement of most AugCog applications is the need for real-time operation. However, with for example a pipeline ADC topology there is a latency between an input signal being sampled and this sample being available at the output. A typical time for this may be 7 clock cycles, or 35 ms at 200 Hz (Kester, 2005) . Combined with processing delays, transmission delays and the end actuator response time this could contribute to a significant lag in the end system which can be reduced with other ADC topologies. Sigma-delta methods that have no latency are available (Baker, 2007) , but in general, when the input signal is multiplexed, switching between the different channels takes some clock cycles before the output is reliable (this is due to the step response of the decimation filter, see below). SAR architectures have no delay (Kester, 2005) and so are preferable from a latency point of view. We also note that care needs to be taken when considering oversampling converters from the academic literature, such as sigma-delta topologies. These topologies operate by using a sampling frequency which is much higher than the minimum required. However, it also results in many more samples being produced. Although some systems do it, it is nonsensical to transmit all of this extra data as, with a transmitter power specified as an energy per bit, the transmitter power increases hugely, negating any benefits from using a low power ADC. A higher power, non-oversampling topology would be better. To return the output data rate from an oversampling converter to the Nyquist rate a stage known as decimation is required. This stage, however, is also power intensive and the power required must be accounted for in the system design. Many of the oversampling ADCs that appear in the academic literature do not include this power in their stated power consumptions. Thus the power consumption in a practical system may be higher than that reported.
CONCLUSIONS
We have investigated the typical ADC specifications from a number of AugCog applications and found that a significant variance in the requirements is currently present. Nevertheless it is clear that to minimize the EEG power requirements the number of channels and sampling resolution should be minimized and there is scope for using less than the current 16 bit ADC resolutions without any loss in algorithm performance.
